

AUTOMATIC WIDEBAND QUADRATURE FREQUENCY GENERATOR

BACKGROUND

Filed of Invention: This invention relates to communication circuits, particularly to transceiver circuits.

Brief Description of Related Art: The generation of a quadrature frequency signal in addition to an in-phase signal is widely used in modern direct frequency conversion (homodyne) circuits. The homodyne circuits increase image rejection and avoid the expensive intermediate frequency bandpass filters (where SAW filters are commonly used). However, the homodyne circuit requires both an in-phase signal and a quadrature phase signal to beat with the incoming radio frequency signal so that the beat frequency output is complete.

In a paper given at the 2003 IASTED Circuit, Signals and System Conference, a paper by Ming-Hao Sun and H.C.Lin, entitled: "Automatic Quadrature Phase Generator" was presented. The circuit is shown in Fig.1a, where a voltage-controlled oscillator (VCO) is used in phase-locked loop, which includes a phase comparator (PC) which is a multiplier, a low-pass filter (LP). The input signal (V_I) to the phase comparator is at quadrature phase with the feedback signal from the VCO and the feedback signal is derived as the quadrature phase signal (V_Q). However, in a typical frequency synthesizer, the VCO frequency is divided by a frequency divider to compare with the reference as shown in Fig.1b. The drawbacks of this circuit in Fig.1a are : (1) a VCO is required, and (2) the quadrature phase signal V_Q is that of the divided frequency , not the quadrature phase frequency of the VCO, while the desired quadrature phase signal is usually that of the VCO.

SUMMARY

The object of this paper is to generate a quadrature phase signal from an in-phase signal without using a VCO. Another object of this paper is to generate a wideband quadrature phase frequency signal. Still another object is to generate equal amplitude in-phase and quadrature phase signals.

These objects are achieved by using an analog multiplier. One multiplicand is the in-phase input signal V_I , and the output of the multiplier is set to zero. Then a quadrature phase signal is derived from the other multiplicand. When a differential pair multiplier is used as the multiplier and V_I is applied to control the current source, a quadrature phase signal appears at the input of the differential pair. The ac output is set to zero by short-circuiting the output directly to the positive power supply. Other kinds of analog multipliers may also be used.

BRIEF DESCRIPTION OF THE FIGURES

Fig.1a shows a phase-locked loop to derive a quadrature-phase signal from an in-phase signal using a VCO; Fig.1b shows a frequency synthesizer.

Fig.2 shows an analog multiplier using an in-phase signal a multiplicand, setting the output to be zero, and deriving a quadrature-phase signal from the other multiplicand.

Fig.3a shows an NMOS differential pair as a multiplier; Fig.3b shows short-circuiting the output of the differential pair with a capacitor; Fig.3c shows single-ended input to the one side of differential pair; Fig.3d shows short-circuiting the output of the differential pair to the supply voltage; Fig.3e shows a differential pair multiplier including dc biasing elements.

Fig.4 shows a CMOS differential pair analog multiplier as a quadrature-phase frequency generator.

Fig.5a shows a basic conductance multiplier for quadrature frequency generation; and Fig.5b shows a circuit to implement the conductance multiplier.

DETAILED DESCRIPTION OF THE MULTIPLIER

The basic principle of a multiplier is to multiply two quantities. Let the signals be two signals $V_1 \sin \omega t$ and $V_2 \sin(\omega t + \phi)$. When the two signals are multiplied, the integral of the two signals are as follows:

$$\int [V_1 \sin \omega t][V_2 \sin(\omega t + \phi)] d(\omega t) = 0 \text{ when } \phi = \pm 90^\circ \quad (1)$$

In the multiplier shown in Fig.2, the two signals are two multiplicands to a multiplier, and the output is set to be zero. When one of the multiplicands is the signal $V_1 = V_1 \sin \omega t$, then the other multiplicand V_Q must necessarily be at quadrature. Thus, a quadrature frequency signal is obtained.

There are many ways to implement a multiplier. A commonly-used multiplier is a differential pair as shown in Fig.3a. In this circuit, the dc biasing circuit components are not shown for clarity. The operation of this MOS differential pair is well-known. The differential pair M2, M3 is fed from a current source M1, and the differential output V_o developed across the load resistors RL2 and RL3 appears between the drains of M2 and M3. In this multiplier, the output voltage is proportional to the product of the two input voltages $V_2/2$ and $-V_2/2$. As shown in equation (1), the output voltage V_o is zero when $V_1 = V_1$ and $V_2 = V_Q$ are at quadrature. The output voltage V_o can be set to zero by short-circuiting with a capacitor C_o as shown in Fig.3b. For single-ended quadrature output signal, one of the gates of the differential pair can be ac grounded as shown in Fig.3c for 90° phase shift.

When the output in Fig.3c is ac shorted and grounded, the ac potential of the shorted output is the same as that of the supply voltage. Then, the load resistors and C_o can be eliminated as shown in Fig.3d.

Fig.3e shows the quadrature circuit corresponding to Fig.3c with dc biasing components. All the NMOS FETs should operate in current saturation (active) region of the drain V-I characteristics. When the gates of M2, M3 are biased through resistors R_2 , R_2' and R_3 , R_3' respectively, the drains are at the higher dc potential than the gates to insure the FETS are operating in the current saturation region. Similarly, when the drain of M1 is equal to the dc gate voltage of the M1, M1 is also operating in the active region, and equal to the source voltage of M2, M3. The source voltage of M2, M3 is at least one threshold voltage below their dc gate voltage. Thus the required V_{DD} should be a little more than two threshold voltage drop to insure both M1, M2 and M3 are operating current saturation regions. M1 is a current mirror of M4, which biases the gate of M1 through a high resistance R_1 . The resistor R_4 controls the dc current of M1. The V_i is coupled to the gate of M1 through a coupling capacitor C_1 . The gate of M2 outputs the quadrature voltage V_Q through a capacitor C_2 , and the gate of M3 is ac grounded through a capacitor C_3 .

It is desirable to equalize the quadrature voltage V_Q with the in-phase voltage V_i , i.e. the transconductance of M2 should equal to that of M1. Since the drain current of M1 is double that of M2, the width-to-length ratio of M2 should be double that of M1.

Fig. 4 shows CMOS differential pair used as an analog multiplier. The load for the differential pair is a PMOS current mirror M3, M4. The output at the common drains of M2 and M4 is single-ended and is clamped to a dc voltage V_{Bias} through a load resistance R_L , which is ac shorted by capacitor C_L to set the ac output voltage to zero. Similar to Fig.3c, the ac voltage V_Q appearing at the gate of M2 is at quadrature phase with the ac input voltage V_i applied to the current source M1. The biasing circuit for the current source is similar to that in Fig.3c.

Fig.5a shows a conductance multiplier. A voltage V_i is applied across an NMOS M_Q operating in the ohmic region of the drain V-I characteristic. The dc drain current I_{DQ} is equal to:

$$I_{DQ} = K_Q(V_{GSQ} - V_t)V_{DSQ} \quad (2)$$

where K_Q is the transconductance parameter, V_{GSQ} is the dc gate-to-source voltage and V_t is the threshold voltage; and the on-conductance is equal to

$$g_{on} = K_Q(V_{GSQ} - V_t) \quad (3)$$

When ac signal V_I is superimposed at the non-inverting input of the Op, and a quadrature ac voltage V_Q appears at the gate of M_Q . Amp biased at a dc bias of V_{Io+} , the current is:

$$I_Q = (V_{Io+} + V_I) K_Q (V_{GSQ} + V_Q - V_t) \quad (4)$$

$$= K_Q [V_{Io+}(V_{GSQ} - V_t) + V_I(V_{GSQ} - V_t) + V_Q V_{Io+} + V_I V_Q] \quad (5)$$

Thus, there is a product term $V_I V_Q$ in the ac current. The ac current is often converted into an output voltage with an operational amplifier with a feedback resistance. When ac current is zero, the product output voltage is zero and equal to the virtual ground voltage at the input of the operational amplifier. The situation is equivalent to grounding the source of M_Q . When the ac current is set to zero, the product $V_I V_Q$ must be in quadrature as shown in Eq.(1).

The sum of the other two ac components must also be equal to zero.

$$V_I (V_{GSQ} - V_t) + V_Q V_{Io+} = 0 \quad (6)$$

Then,

$$V_Q/V_I = - (V_{GSQ} - V_t)/V_{Io+} \quad (7)$$

which can be set equal to unity.

Fig.5b shows the implementation of Fig.5a with an operational amplifier. The output of the operational amplifier is shorted to the non-inverting gate of M_3 to serve as a voltage follower, and to feed M_Q for conductance multiplication. To insure M_Q operating in the ohmic region, the gate is biased to a voltage V_{GSQ} larger than $2V_t$, e.g. V_{DD} .

From the foregoing examples, it can be seen quadrature frequency can be generated from an analog multiplier over wideband. The in-phase signal V_I and the quadrature signal V_Q can be automatically set equal. The foregoing multipliers are examples and by no means exhaustive. Other kind of multipliers may also be used to serve the same purpose.

While the preferred embodiments of the invention have been described, it will be apparent to those skilled in the art that various modifications can be made in the embodiments without departing from the spirit of the present invention. Such modifications are all within the scope of this invention.